


Annoncements;
- Project submission logistics
- GPU-focused HWJ: tonight / formarrow
J / · · · ·




Slimming down




More Space: Double the Number of Cores






Even more




SIMD



Idea #2: SIMD


Amortize cost/complexity of managing an instruction stream across many ALUs

SIMD



Idea #2: SIMD

Amortize cost/complexity of managing an instruction stream across many ALUs




[Fatahalian '08]

Idea #2: SIMD

Amortize cost/complexity of managing an instruction stream across many ALUs

SIMD



Idea #2: SIMD

Amortize cost/complexity of managing an instruction stream across many ALUs

scratch par

Latency Hiding

- Latency (mem, pipe) hurts non-OOO cores
- ► Do *something* while waiting

What is the unit in which work gets scheduled on a GPU?

Notala: Manb / Manatrat


How can we keep busy?

- SMT - ILP

Change in architectural picture?









GPUs: Core Architecture Ideas

Three core ideas:


```
- stryler (many of Core)
- simp
- datency hilling through concurrency
```



'SIMT'




Wrangling the Grid



Demo CL code

Demo: machabstr/Hello GPU

'SIMT' and Branches



GPU Abstraction: Core Model Ideas

How do these aspects show up in the model?

- View concrete counts as an implementation detail
 - ► SIMD lane
 - ► Core
 - Scheduling slot
- Program as if there are infinitely many of them
- Hardware division is expensive
 Make nD grids part of the model to avoid it
- Design the model to expose extremely fine-grain concurrency (e.g. between loop iterations!)
- Draw from the same pool of concurrency to hide latency

GPU Program 'Scopes'

Hardware	CL adjective	OpenCL	CUDA
SIMD lane	private	Work Item	Thread
SIMD Vector		Subgroup	Warp
Core	local	Workgroup	Thread Block
Processor	global	NDRange	Grid

GPU: Communication

What forms of communication exist at each scope?

```
- Simplemes; Vector shufflers
- Scratchiona + barrier, cutomics + mountaices
- denoss verbacky s; atomics + hountainer
```

Can we just do locking like we might do on a CPU?

no: indep. for progress regulard

GPU Programming Model: Commentary

- "Vector" / "Warp" / "Wavefront"
 - Important hardware granularity
 - Poorly/very implicitly represented
- What is the impact of reconvergence?